## MODULE DESCRIPTION FORM

## نموذج وصف المادة الدراسية

Module Information معلومات المادة الدراسية						
Module Title	Dig	ital Fundamenta	ls	Modu	ıle Delivery	
Module Type		Core			<b>√</b> Theory	
Module Code		CET1101	Lecture ✓ Lab			
ECTS Credits		6		Tutorial Practical		
SWL (hr/sem)		150			Seminar	
Module Level		1	Semester o	er of Delivery 1		1
Administering Dep	partment	CET	College	BCESU		
Module Leader	Mohammed jaffr ali		e-mail	Mohammedjaffar@baghdadcollege.edu.ic		
Module Leader's A	Acad. Title	Ass.lecturer	Module Lea	lule Leader's Qualification Msc.		Msc.
Module Tutor	Rafal Nasser Taqi		e-mail	rafal2023@baghdadcollege.edu.iq		ege.edu.iq
Peer Reviewer Name		Asst. Prof.Safaa Hashim AbdulRahman	e-mail	safaa.hashim@baghdadcoleege.edu.i		dcoleege.edu.iq
Scientific Committee Approval Date		31/12/2023	Version Number 1.0			

Relation with other Modules					
العلاقة مع المواد الدراسية الأخرى					
Prerequisite module None Semester					
Co-requisites module	None	Semester			

Module Aims, Learning Outcomes and Indicative Contents					
أهداف المادة الدراسية ونتائج التعلم والمحتويات الإرشادية					
	1. To be able to deal with the number systems and codes.				
Module Aims	2. To understand the functionality of logic gates.				
أهداف المادة الدراسية	<ul><li>3. To have a skill to use the logic gates in designing logic circuit.</li><li>4. To have a skill to simplify the digital circuits.</li></ul>				
	<ul><li>5. To learn the simplification process, Boolean expression, Demorgans law, and Karnaugh map</li></ul>				
	6. To understand the principles for designing logic circuit.				
	7. To understand adder, subtractor, decoder, incoder, multiplexer,				
	demultipleaer, and comparator circuits.				
	1. Recognize each type of number systems.				
	2. Identify the process of converting between number systems.				
No della La amelia a	3. Summarize the types of logic gates.				
Module Learning	4. Discuss the use of each gate.				
Outcomes	5. Describe design of logic circuit by using logic gats.				
	6. Explain the simplification processes.				
# 1 () 1 a)( a)	<ul><li>7. Explain Boolean expression and Demorgan's law.</li><li>8. Explain the Karnaugh map for different numbers of bits.</li></ul>				
مخرجات التعلم للمادة الدراسية	<ul><li>9. Discuss the design of logic circuit before and after simplification.</li></ul>				
الدراسية	10. Explain the combinational logic circuit.				
	11. Identify the adder, subtractor, decoder, encoder, multiplexer, demultiplexe				
	comparator circuits, and code conversion.				
	12. Identify the basic circuit elements and their applications				
	Indicative content includes the following.				
	Number systems - decimal, binary, octal, and hexadecimal number system,				
	conversion, operation. [8 hrs]				
	-Codes- excess-3, gray code, conversions, operations, complements [8 hrs]				
	Logic gates-NOT, AND, OR, NOR, NAND, XOR, XNOR. [5 hrs]				
Indicative Contents	Logic simplification-Boolean theorem and Demorgans law. [10 hrs]				
المحتويات الإرشادية	Karnaugh map-SOP, POS, and don't care. [10 hrs]				
	Arithmetic operations Part A- adder, parallel binary adder, subtractor, adder-				
	subtractor				
	. [10 hrs]				
	Arithmetic operations Part B- multiplexer, demultiplexer, decoder, encoder,				
	comparator, and code conversion. [10 hrs]				

## Learning and Teaching Strategies استراتيجيات التعلم والتعليم

## **Strategies**

Type something like: The main strategy that will be adopted in delivering this module is to encourage students' participation in the exercises, while at the same time refining and expanding their critical thinking skills. This will be achieved through classes, interactive tutorials and by considering type of simple experiments involving some sampling activities that are interesting to the students.

Student Workload (SWL)					
الحمل الدراسي للطالب موزع على 15 اسبوع					
Structured SWL (h/sem)	64	Structured SWL (h/w)	4.26		
الحمل الدراسي المنتظم للطالب خلال الفصل	04	الحمل الدراسي المنتظم للطالب أسبوعيا	4.20		
Unstructured SWL (h/sem)	86	Unstructured SWL (h/w)	5.73		
الحمل الدراسي غير المنتظم للطالب خلال الفصل	00	الحمل الدراسي غير المنتظم للطالب أسبوعيا	5.75		
Total SWL (h/sem)	150				
الحمل الدراسي الكلي للطالب خلال الفصل	150				

Module Evaluation تقييم المادة الدر اسية						
	Time/Nu Weight (Marks) Week Due Outcome					
	Quiz	2	10% (10)	5, 10	LO #1- 3, LO # 4 - 8	
Formative	Assignments	1	10% (10)	12	LO # 1-11	
assessment	Projects / Lab.	1	10% (10)	Continuous	LO # 1-12	
	Report	1	10% (10)	Continuous	LO # 1-12	
Summative	Midterm Exam	2 hr	10% (10)	10	LO # 1-10	
assessment	Final Exam	4hr	50% (50)	16	All	
Total assessme	ent		100% (100 Marks)			

Delivery Plan (Weekly Syllabus)				
المنهاج الاسبوعي النظري				
	Material Covered			
Week 1	Number systems (decimal, binary, octal, conversions, operations)			
Week 2	Number systems (hexadecimal, BCD, conversions, operations)			
Week 3	Number systems (excess-3,gray code, conversions, operations, complements)			
Week 4	Logic gates (AND,OR,NOT,NAND,NOR,XOR,XNOR)			
Week 5	Logic simplification (Boolean theorem)			
Week 6	Logic simplification (Demorgan's theorem)			
Week 7	Karnaugh maps( 2-variables,3-variables,)			
Week 8	Karnaugh maps (4-variables (SOP,POS,don't care))			
Week 9	Karnaugh maps (5-variables, (SOP,POS,don't care))			
Week 10	Midterm exam			
Week 11	Arithmetic operations			
Week 12	Arithmetic operations (decoder, encoder)			
Week 13	Arithmetic operations (Multiplexer, Demultiplexer)			
Week 14	Arithmetic operations (comparators)			
Week 15	Arithmetic operations (code conversion)			
Week 16	Preparatory week before the final Exam			

Delivery Plan (Weekly Lab. Syllabus)				
المنهاج الاسبوعي للمختبر				
	Material Covered			
Week 1	logic gates (NOT, AND,OR)			
Week 2	Logic gates (NOR.NAND)			
Week 3	Logic gates (XOR,XNOR)			
Week 4	Boolean theorem			
Week 5	Demorgan's law			
Week 6	Karnaugh map			
Week 7	SOP			
Week 8	POS, don't care			
Week 9	Combinational circuit (half adder, full adder)			
Week 10	Combinational circuit (Half subtractor, full subtractor)			
Week 11	Decoder and Encoder circuits			
Week 12	Multiplexer and Demultiplexer circuits			
Week 13	Comparator circuit			
Week 14	Code conversion circuits			

Learning and Teaching Resources مصادر النّعلم والنّدريس				
Text Available in the Library?				
Required Texts	Digital Fundamentals by Floyed	Yes		
Recommended Texts	Digital circuit analysis and design with Simulink modeling by Steven T. Karris	No		
Websites				

Grading Scheme مخطط الدرجات					
Group Grade التقدير Marks (%) Definition					
	A - Excellent	امتياز	90 - 100	Outstanding Performance	
Suggest Croup	<b>B</b> - Very Good	جيد جدا	80 - 89	Above average with some errors	
Success Group (50 - 100)	<b>C</b> - Good	جيد	70 - 79	Sound work with notable errors	
(30 - 100)	<b>D</b> - Satisfactory	متوسط	60 - 69	Fair but with major shortcomings	
	E - Sufficient	مقبول	50 - 59	Work meets minimum criteria	
Fail Group (0 – 49)	<b>FX</b> – Fail	راسب (قيد المعالجة)	(45-49)	More work required but credit awarded	
	<b>F</b> – Fail	راسب	(0-44)	Considerable amount of work required	

**Note:** Marks Decimal places above or below 0.5 will be rounded to the higher or lower full mark (for example a mark of 54.5 will be rounded to 55, whereas a mark of 54.4 will be rounded to 54. The University has a policy NOT to condone "near-pass fails" so the only adjustment to marks awarded by the original marker(s) will be the automatic rounding outlined above.